<?xml version="1.0" encoding="UTF-8"?>
<mods xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns="http://www.loc.gov/mods/v3" version="3.1" xsi:schemaLocation="http://www.loc.gov/mods/v3 http://www.loc.gov/standards/mods/v3/mods-3-1.xsd">
  <titleInfo>
    <title>Design of Optimized Finite Impulse Response Filter Using Ultra Scale FPGA (ME Thesis)</title>
  </titleInfo>
  <name type="personal">
    <namePart>Javed Ali 18-MIAC-02 Supervisor -  Dr. Bhagwan Das</namePart>
    <role>
      <roleTerm authority="marcrelator" type="text">creator</roleTerm>
    </role>
  </name>
  <name type="personal">
    <namePart>Department of Electronic Engineering</namePart>
  </name>
  <typeOfResource>text</typeOfResource>
  <originInfo>
    <place>
      <placeTerm type="text">Nawabshah</placeTerm>
    </place>
    <publisher>QUEST</publisher>
    <dateIssued>2022</dateIssued>
    <issuance>monographic</issuance>
  </originInfo>
  <physicalDescription>
    <extent>119p.</extent>
  </physicalDescription>
  <identifier type="uri">https://tinyurl.com/5ccf6jke</identifier>
  <location>
    <url>https://tinyurl.com/5ccf6jke</url>
  </location>
  <recordInfo/>
</mods>
